



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

Attorney Docket No.: 2470.02US02

Meyer

Application No.:

09/899,763

Examiner: Not Assigned

Filed:

July 5, 2001

Group Art Unit: 2123

For:

DIGITAL AND ANALOG MIXED SIGNAL SIMULATION USING PLI API

LETTER TO THE OFFICIAL DRAFTSPERSON

Assistant Commissioner for Patents Attention: Official Draftsperson Washington, D.C. 20231

Sir:

Informal drawings were submitted for filing with the above-identified patent application.

Enclosed for filing are thirteen (13) sheets (Figs. 1-10) of formal drawings.

Respectfully submitted,

Kimberly K. Baxter Registration No. 40,504

Customer No. 24113

Patterson, Thuente, Skaar & Christensen, P.A.

4800 IDS Center

80 South 8th Street

Minneapolis, Minnesota 55402-2100

Telephone: (612) 349-5750

Please grant any extension of time necessary for entry; charge any fee due to Deposit Account No. 16-0631.

CERTIFICATE OF MAILING

I hereby certify that this document is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on

October 16, 2001

Date of Deposit

Kimberly K. Bar

```
1 // DIVIDER FROM VERILOG-AMS STANDARIZATION
      COMMITTEE PUBLIC CIRCUITS
2 'TIMESCALE 10NS/1NS
3 'INCLUDE "DECIPLINES.H"
4 'INCLUDE "CONNECT.H"
6 MODULE TOP:
7 REG CLK;
8 WIRE SYS CLK;
10 // DIGITAL CONSTRUCTS
11 INITIAL CLK=0:
12 ALWAYS #5 CLK = ~CLK;
13 ASSIGN SYS CLK = CLK;
14
15 // INSTANTIATIONS
16 ZDETECT MY_DEV(SYS_CLK, DIVOUT);
17 LPF #(.TAU(1.59E-8)) TENMLPF(DIVOUT, TENOUT);
18 ENDMODULE
19
20 MODULE ZDETECT (IN, OUT);
21 INPUT IN;
22 OUTPUT OUT:
23 ELECTRICAL IN, OUT;
24 INTEGER N, STATE;
25 PARAMETER DIV = 5;
27 // ANALOG BLOCKS CODE ANALOG CIRCUITS AS EQUATIONS
28 ANALOG BEGIN
29 @(CROSS(V(IN) - 2.5, +1)) N = N + 1;
30 IF (N >=DIV) BEGIN
31 IF (STATE ==≠ 0) STATE = 1
32 ELSE STATE ¥ 0;
33 N = 0:
34 END
35 V(OUT) <+STATE * 5;
36 END ENDMODULE
37
38 MODULE LPF(IN, OUT);
39 INOUT IN, OUT;
40 ELECTRICAL IN, OUT;
41 PARAMETER REAL TAU = 1E-3;
42
43 ANALOG
44 BEGIN
45 V(OUT)<+LAPLACE_ND(V(IN), {1.0}, {1.0 TAU});
46 END
47 ENDMODULE
```

FIG. 2a

FIG. 2b

Fig. 8

FIG. 8a

FIG. 8b

Fig. 2a





Fig. 2b







Fig. 4








Fig. 6








Fig. 8b

845 SCHEDULE NEXT MIXED SIGNAL SIMULATION USING AFTER DELAY CALL BACK

> 850 RETURN FROM CALL BACK TO START OR RESTART SIMULATION

CONTINUOUS ASYNCHROUNOUS ACTIVITY FROM REGISTERED CALL BACKS

855

WHEN D TO A VALUE CHANGES, CHANGE CALL BACK RUNS, IT EXECUTES UPDATE DATABASE PUT VALUES, AFTER RETURN SIMULATION CONTINUES

860
DIGITAL SIMULATOR
EXECUTES RTLS, GATES,
READS DIGITAL TEST
VECTORS, AND WRITES
ANY NEEDED DIGITAL
WAVEFORMS AS IT RUNS

